A.n Sa mplin Radio Fronten ased on ZA/\4onversion by Anton Blad et al.
~~~~~~~~~ A
t) A.n Sa mplin Radio Fronten ased on
ZA/\4onversion
Anton Blad*, Christer Svensson, H[akan Johansson* and Stefan Anderssont
Electronics systems, Department of Electrical Engineering, Linkoping University, SE-581 83 Linkoping, Sweden
{antonb,hakanj}@isy.liu.se
Electronic components, Department of Electrical Engineering, Linkoping University, SE-581 83 Linkoping, Sweden
{chs,stean}j isy.liu.se
Abstract-An RF frontend based on EA-conversion at RF
sampling frequency is explored. We discuss the requirements and
propose and evaluate possible architectures through simulations.
The feasabilities of the practical implementations of the proposed
solutions are discussed.
I. INTRODUCTION
In the search for flexible radio architectures, direct AD-
coanversion of the RF signal would be ideal. Such a technology
is judged as far from feasible today [1]. However, recent
advances in speed of samplers and low-resolution analogto-
digital and digital-to-analog circuits motivate revisiting this
problem area [2] [6].
In order not to create too much aliasing frequencies and
noise folding we need to utilize a sampling rate of the order
of the carrier frequency, that is at the GHz level. On the other
hand, most radio systems utilize channel bandwidths less than
20MHz, leading to quite large oversampling ratios. Therefore,
what we propose here is to exploit this oversampling ratio
to reduce the resolution requirement of ADCs and DACs
to levels obtainable at GHz speed By utilizing a ZA-4oop
the oversampling ratio will have a very strong impact. The
objective of this paper is to explore such a solution as flexible
radio receiver frontend.
II. PRELIMINARIES
Let us consider an RF frontend aimed for carrier frequencies
between 2 and 6GHz and with a channel bandwidth of 2fB =
20 MHz, where fB is the baseband bandwidth. The dynamic
range requirement is given by a maximum blocker power, PB,
and a sensitivity corresponding to a certain noise figure. A
noise figure of F leads to a signal-to-oise ratio requirement
of-
SNR fB (1)
FkTfB
where k is Boltzmann's constant and T is temperature given
in Kelvin. An ADC performing Nyquist sampling of the
baseband needs a sampling frequency fs = 2fB and will have
a signal-to-noise ratio of:
SNR =2 (2) 2
where n is the ADC resolution. Equalizing these two SNRs
and using fB = fs/2 gives the requirement for an ADC
accepting both signal and blocker [7]
f22n 4 PB
3 FkT (3)
Let us as a realistic example set PB 0 1 mW (10 dBm)
and F 8 (9 dB),. Using this example, an ADC with f
20 MHz and n = 13.8b or SNR = 85 dB will fulfill the
requirement. This is a feasible ADC. However it does not
meet the requirement of having a sampling rate close to the
carrier frequency When using a larger sampling frequency
we can utilize the oversampling ratio OSR = f5/2fB to limit
the required number of bits From [8] we find the theoretical
values:
3 2n SNR0 -OSR2 2
9 32 SNRI =~OSR1 2f r22
SNR2 = 4OR 2 274
(4)
(5)
(6)
where SNR, denotes an xth order LA-oop. Using OSR-
100 (f, = 2 GHz), we then arrive at the following theoretical
performance needs of the Nyquist ADC in the LA-4oop:
without a loop 10.5b is needed, with a first-order loop 4.7b,
and with a second-order <lb lLOb resolution at 2GCHz is not
considered feasible today. It is ourjudgement that a Sb ADC at
multigigabit frequencies is feasible, so either a first-order loop
with a 5b converter or a second-order loop with 1-2b looks
promising (Normally the full theoretical SNR is not reached
in a second order loop).
The proposed overall architecture of the RF frontend is then
as follows. A wideband or tunable LNA is followed by two
sampling mixers. The sampling mixers perform sampling at
the carrier frequency in quadrature, thus creating discrete-ime
I and Q baseband signals. The baseband signals are then fed
to two LA ADCs, producing two digital data streams which
are further treated in the digital domain.
III. EL-ARCHITECTURES AND SIMULATION
As mentioned, a first-order loop with 5 bits quantization,
or a second-order loop with 1-2 bits quantization would
satisfy the ADC specifications. An alternative to the straight-
forward second--order loop is to implement a cascade of two
first-order sections. This architecture yields the same transfer
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Fig. 2 Second-order LA.
functions as the secord-order loop, except for an additional
delay in the signal transfer function, but has advantages of
simplified analysis and correction of the errors caused by
DAC non-inearities. DAC requirements and error correction
are discussed in more detail in Sec. IV.
A LA-Architectures
A first-order LA-modulator is shown in Fig. 1. The system
is characterized by the signal and noise transfer functions
STF(z) = z- and NTF(z) = I z- respectively.
Figure 2 shows a second-order LA, with signal and noise
transfer functions STF(z) = z- I and NTF(z) = (I z- )2 .
In an implementation, the DAC yields a current output, which
is difficult to mirror with required precision. Therefore, it is
common to implement separate DACs for the outer and inner
loop. This has been done in the simulations, and different non-
idealities have been attributed to them.
In Fig 3, a cascaded ELA-odulator is shown The first-
order noise is further shaped in a successive stage. By com-
bining the outputs of the stages, the first--order noise cancels,
and second-order noise remains The transfer functions are
STF() - 2 nd NTF() (I 12 Also for the
cascaded modulator, the first DAC has been implemented as
two independent components used for the loop and the input
to the second stage, respectively.
In order to provide a 10 dB design margin, the number of
qualntization bits is chosen such that the modulators attain a
theoretical SNR of 95 dB. Using (5) and (6), the number of
quantization bits for the first- and second--order modulators
become 6 and 2, respectively. These values attribute to a de-
signed theoretical SNR of 96 dB for the first-order modulator
and 100 dB for the second-order and the cascade modulator.
B. Simulations
The three architectures have been simulated using two
component models. The first model uses ideal components,
and has been used to provide a limit on the performance of
the modulators. The second model incorporates a random but
static error in the DAC levels, as these nonidealities constitute
the most severe cause of performance degradation in a multi
bit LA-modulator.
Two quantities have been used as performance measure-
ment for the modulators: signal4to-noise-and-distortion ratio
(SNDR) and spurious-free dynamic range (SFDR). SNDR
quantifies the peak signal-o-noise ratio for a single sinusoidal
input. It is the same as the term SNR used in Sec. II, but
is called SNDR here to clarify that the noise measurement
includes both linear and nonlinear distortion SFDR quantifies
the range for which input signals dominate over spurious tones,
and is given by the ratio of the amplitude of the input signal
to the amplitude of the most pronounced spurious tone, for an
input signal that yields peak SNDR
Two tones in the middle of the passband were used as
input for spectrum plots, and spurious-free dynamic range
(SFDR) computation (where applicable) For signal-o-noise-
and-distortion ratio (SNDR) computation, a single tone in
the center of the passband was used as input Before SNDR
and SFDR estimation, the outputs were filtered through an
FIR decimation filter with a passband width of 7/128. Thus
OR =128 iS used in the simulatiouns. The transition band
width was 1/2 of the passband width, and the minimum
stophand attenuation was set to 140 dB
SNDR was computed according to the SINAD test method
specified in [9]. As SNDR is estimated for a single sinusoidal
input, the estimations do not include the inter-modulation dis-
tortion products seen in some of the spectrums (most notably
Fig. 5(b) and Fig. 6(b)). SFDR was computed according to the
definition in [9] with the exception that two sines were used
as input so that possible inter-modulation distortion would be
included in the measurement.
For the simulations with DAC errors, an ensemble of 50
offset sets were simulated and the results averaged in order to
obtain the SNDR and SFDR measurements Each ensemble
was chosen such that the introduced offsets were between
-A and A of the weight of the least significant bit of the
DAC. SNDR and SFDR measurements were performed for
As between 10% and 50%. Plots show simulations using
A = 20%.
The output of the first-order modulator is shown in Fig. 4.
The SNDR achieved is 87.2dB using the ideal model and
64.1dB using 20% DAC level errors.
Using the ideal component model, the second-order modu-
lator achieves an SNDR of 100.3dB. With 20% level errors,
different and uncorrelated between the DACs in the two loops,
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SNDR drops to 43.8dB. The spurious tones attributed to the
nonlinear distortion of the DACs are readily seen in Fig. 5(b).
For the cascaded modulator, the SNDR achievable with
the ideal model is 98.3dB. However, when 20% DAC level
errors are added, considerable amounts of non-linear distortion
results. This is seen in Fig. 6(b), where SNDR is 51.7dB.
IV. DAC REQUIREMENTS AND ERROR CORRECTION
As seen in Table I, all modulators are able to attain the
performance requirement of SNR= 85 dB when ideal com-
ponents are used. Hoowever, it is widely knowxn that multi-bit
ZAinnodulators are very sensitive to DAC level mismatches,
as the errors thus introduced are not shaped by the ZA-loop.
Errors of 10% of LSB cause SNR to worsen considerably.
A simple error correction principle, along with a means to
measure the DAC errors and calibrate the correction circuitry
is described in [8]. In the simplest form the correction consists
of a memory to map each output sample to the digital
equivalent of the DAC output. As the same errors are added
by the DAC and the correction circuitry, the effect is the same
1-4244-0772-9/06/$20.00 ©2006 IEEE
0
-50r
-100 |
-1501
a1)
cJ
0
1500
100
a1)
c)
-2000 0
-IbU
m
a)
I
.
15
0F
15
a)
I -100
c
0
- 50-
m
a)
I -100-
j)
yVM
15
-50~
-1 ^
135DAC error [% of LSB]
SYstem Ideal 10 20% 30% 40% 50%
Istorder 87.2 64.1 57.4 55.3 52.4 8.3
with corr 88.1 85.3 84.3 82.9 79.7
2nd order 100.3 43.8 38.2 34.9 33.2 30.1
with corr 75.2 68.5 65.4 63.8 61.2
Cascade 98.3 51.7 43.4 37.9 34.7 33.0
wit cor.Ii 95.1 I931 n906 86.8 85d0
TABLE I
SIGNAL-TONOISE-AND-DISTORTION RATIO (SNDR) FOR MODULATORS
WITH DIFFERENT AMOUNTS OF DAC ERRORS.
System Ideal
DAC error L% of LSB]
1001 20% r30% e 40%
lLst order 92.8 63.9 58.6 54.4 51.7 50.7
with corrf 962 920 882 857 849
2nd order 104.3 53.2 44.0 40.0 33.6 32.8
with corr. 813 73.3 69.4 64.4 60.9
Cascade
with currt
106.3 41.6
104.5
36.2
98.9
3394
948
30.3
90.1
TABLE II
SPURIOUS-FREE DYNAMIC RANGE (SFDR) FOR MODULATORS WITH
DIFFERENT AMOUNTS OF DAC ERRORS.
as if the errors had been introduced inside the loop, and thus
noise-shaping is achieved. In the simulations, static look-up
tables with entries quantized to 16 bits have been used The
method works well for correction of errors for the first-order
modulator However problems appear when correction is used
for the second-order ZA and different DACs are used for
the loops. Only the DAC in the outer loop can be corrected,
whereas the errors of the DAC in the inner loop are suhject
to first-order noise-shaping.
A cascade of two first-order sections offers a solution to
this problem, as shown in Fig. 3. The correction after the first
section is then straightforward and should correct for the errors
in the DAC in the loop. The second correction accounts for
the differences of the DACs in the first section, whereas the
third corrects for errors in the DAC in the second stage From
top to bottom the memories in the digital correction blocks in
Fig 3 contain the digital equivalent ofthe levels of the DAC in
the first 1oop, the difference hetween the levels of the second
and the first DAC, and the levels of the DAC in the second
stage.
Spectra for the three modulators when error correction is
applied are shown in Figs. 4(c), 5(c) and 6(c). As seen there
and in Tables I and II the first-order and the cascade modulator
can tolerate significant DAC errors without violating the
specifications. However, because of inadequacies in the error
correction scheme, SNDR quickly drops for the second-order
modulator due to leakage of first-order noise, and it can be
concluded that 110% error exceeds tolerable levels.
V. IMPLEMLENTATION FEASIBILITY
We have thus estimated the hardware requirements for
a direct RF ZA-converter. The key issue is now if the
proposed architectures can be implemented at low enough
power consumption. Key components are RF sampler, integra-
tor DA-converter and AD-converter IRF samplers have been
successfully demonstrated for 2.4GS/s with reasonable power
consumption and with sufficient RF performance [2] [3] One
of these samplers performs signal integration immediately
after the sampling (using currents directly integrated on a
capacitor) [2]. We thus helieve that also integration can he
managed DA-converters with enough performance are also
known [4]. In a system example (an adaptive decision feedback
equalizer) several DACs of 3-5 bits, together with other
circuits, runs at 6.25GS/s at 180mW [5]. For the ADC finally,
AD converters with sufficient speed are available but tend
to have rather high power consumption [6]. However, recent
theoretical considerations strongly indicate that the power
consumption of ADCs can be considerably reduced, for a 6b
converter at 2 GHz to below 0.1mW ((17) in [10]).
VI. CONCLUSION
We explored the use of ZA-converter architectures sampled
at RF frequencies as RF frontends for wireless systems. It was
shown that the requirements for wireless systems can be met
by utilizing GHz sampling rates combined with multibit KA-
loops utilizing digital error correction of the DAC. Finally we
found that such systems can be implemented in modern CMOS
technologies.
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